Introduction
The large fraction of chip area often devoted to SRAM makes low power SRAM design very important for ultra-low power applications, such as portable devices, implanted medical instruments, and wireless sensor networks. Subthreshold operation is an efficient technique to achieve ultra-low power consumption for circuits by lowering the power supply (Vdd) below the threshold voltage [1] . Conventional 6T bulk subthreshold SRAM cells face many challenges with increasing process variations in deep sub-100nm technologies [2] [3] [4] . Various 8T [2] and 10T [3] [4] bulk SRAM cells have been proposed to improve the stability in subthreshold region. Ultra-Thin-Body (UTB) SOI MOSFET with thin buried oxide (BOX) is very attractive for subthreshold circuit applications due to its better control of short-channel effects (SCEs), lower subthreshold swing, and reduced leakage and Random Dopant Fluctuation (RDF) resulting from the use of un-doped (or lightly-doped) thin silicon film. In this work, we analyze the stability of 6T UTB SOI subthreshold SRAM cells considering Line Edge Roughness (LER) which is the main source of variation in UTB SOI MOSFETs [5] . The advantages of using UTB SOI MOSFETs for subthreshold SRAM applications are also assessed. -3 to control the SCEs. As can be seen, with equal I on at 1.0V, the I off of the UTB SOI devices are about 2 orders of magnitude lower than their bulk counterparts. Fig. 2 and Fig. 3 show the I d -V g characteristics for UTB SOI MOSFETs considering LER and for bulk devices considering RDF, respectively. To assess the LER in UTB SOI MOSFETs, the line edge patterns were derived using the Fourier synthesis approach [6] . Monte Carlo simulations were then performed. To assess the RDF in bulk devices, atomistic device simulations using the Monte Carlo approach [7] were carried out. The subthreshold current spreading of bulk devices due to RDF at V g = 0.2V is around 50X, significantly larger than that of about 20 for UTB SOI MOSFETs considering LER. Therefore, UTB SOI MOSFET shows better variation immunity than the bulk one. Fig. 4 compares the number of cells per bit-line for bulk and UTB SOI 6T SRAM cells versus I on /I off ratio based on the criterion that the total bit-line leakage be less than 10% of I on . Due to better electrostatic integrity and lower subthreshold swing, UTB SOI MOSFETs with larger I on /I off ratio result in higher number of cells per bit-line than the bulk counterparts. Even considering the worst case I on /I off ratio due to LER, the UTB SOI SRAM can still support adequate number of cells per bit-line. On the contrary, the bulk SRAM with the worst case I on /I off ratio due to RDF may fail to deliver the density requirement.
Device Design and Characteristics

Read Static Noise Margin
Static Noise Margin is a measure of SRAM cell's ability to maintain its data state. Mixed-mode device/circuit simulations [8] are used to examine the cell stability. The UTB SOI 6T/8T SRAM cells show larger RSNM than the bulk counterparts. Fig. 6 shows the RSNM characteristics for 6T UTB SOI SRAM cells considering LER at Vdd = 0.4V. Fig. 7 shows the RSNM characteristics for 6T bulk SRAM cells considering RDF at Vdd = 0.4V. As can be seen, bulk devices with threshold voltage variations due to RDF result in significant mismatch of neighboring transistors in SRAM cells, thus severely degrading the cell stability, and there is no margin at all. On the other hand, UTB SOI MOSFETs with better variation immunity can still maintain adequate margin for subthreshold SRAM operation. 10-12 demonstrate that using these three techniques, UTB SOI SRAM cells with lower subthreshold swing show larger improvement in WSNM as compared with the bulk SRAM cells. For WSNM improvement, both negative VBL and boosted VWL are more effective than lower VCS, and negative VBL shows larger improvement in WSNM than booted VWL.
Write Static Noise Margin
Conclusions
The stability of SRAM cells operating in subthreshold region can be enhanced by using UTB SOI MOSFETs with thin BOX. UTB SOI MOSFETs with larger I on /I off ratio can maintain larger number of cells per bit-line even considering the worst case I on /I off ratio due to LER. UTB SOI 6T/8T SRAM cells show higher RSNM than bulk SRAM cells in subthreshold region. Even considering LER, the UTB SOI 6T SRAM cells still provide sufficient margin while the bulk 6T SRAM cells with RDF fail to maintain adequate margin. Techniques for improving WSNM such as negative VBL, boosted VWL and lower VCS are more effective for UTB SOI SRAM cells than bulk SRAM cells. 
